Abstract-Certain sensing applications such as Internet of Things (IoTs), where the sensing phenomenon may change rapidly in both time and space, requires sensors that consume ultra-low power (so that they do not need to be put to sleep leading to loss of temporal and spatial resolution) and have low costs (for high density deployment). A novel encoding based on Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) is proposed to realize Analog Joint Source Channel Coding (AJSCC), a low-complexity technique to compress two (or more) signals into one with controlled distortion. In AJSCC, the y-axis is quantized while the x-axis is continuously captured. A power-efficient design to support multiple quantization levels is presented so that the digital receiver can decide the optimum quantization and the analog transmitter circuit is able to realize that. The approach is verified via Spice and MATLAB simulations.
I. INTRODUCTION
Motivation: Wireless Sensor Networks (WSNs) are currently used for several purposes [1, 2] including environmental monitoring [3] , infrastructure surveillance [4] , and intelligent transportation systems [5] . Sensors in these networks should be able to capture high spatial and temporal resolution exhibited by the corresponding phenomenon. In order to achieve this, Sadhu et al. [6] have previously proposed a three-tier sensor network architecture consisting of low-power, low-complexity all-analog sensors at Tier 1 that sits below the traditional WSN consisting of digital Cluster Heads (CHs) at Tier 2 and a fusion center/mobile sink at Tier 3. They call analog sensors that comprise Tier 1 as "dumb" sensors as they only sense and transmit but do not perform any processing unlike traditional digital sensing motes. The processing in turn is outsourced to powerful Tier-2 digital CHs, where one CH processes data from thousands of Tier-1 sensors. Tier-1 analog sensors have a low-power and low-complexity design that allows them to sense continuously, and also be deployable in high density thanks to their low cost. To realize this lowcomplexity design for Tier-1 sensors, the authors in [6] have proposed to use a low-complexity encoding technique called Joint Source-Channel Coding (JSCC), also known as Shannon mapping [7] , which compresses two (or more) signals into one. JSCC achieves this using a space-filling curve where the x-axis signal is continuously captured while the y-axis one is quantized (let us denote the amount of quantization as φ). The sensed (x, y) point is mapped to the closest point on the curve and the encoded (compressed) value is a property of the curve, e.g., length of the curve from origin. By adopting this technique for Tier-1 analog sensors, Sadhu et al. have argued that their architecture is a suitable candidate for highbandwidth applications such as Internet of Things (IoT) due to the high spectral efficiency achieved via compression [6] . To achieve the low-power/low-complexity advantages of JSCC, this technique needs to be realized in the analog domainhence the name Analog JSCC or AJSCC. However, AJSCC is hard to realize on hardware in a power-efficient manner. This is especially important when the sensors are powered using energy-harvesting techniques [8] .
Our Vision: To realize JSCC in an energy-efficient manner, we take a completely different path compared to previous approaches that implement rectangular Shannon Mapping [9] . We propose to realize JSCC using the input-output (also called IV, which stands for current-voltage) characteristics of a single Metal Oxide Semiconductor Field Effect Transistor (MOSFET) device as the space-filling curve for JSCC. Through this novel approach, we are able to achieve power of the order of few tens of µW (possibility of few µW, as explained in Sect. III) for the encoding circuit compared to several tens of µW in previous circuits. We are able to achieve this by working fully in the analog domain and by avoiding power-hungry Analog to Digital Converters (ADCs) and microprocessors, which are used in digital sensing motes.
Related Work: Most of the existing JSCC-hardware solutions are all digital and power hungry. For example, a Software-Defined Radio (SDR) system to realize AJSCC mapping has been reported in [10] . The mapping was also recently implemented in an optical digital communication system in [11] and has been combined with Compressive Sensing (CS) in [12] to improve robustness against channel noise. Shannon mapping encoding was adopted in [13] for a digital video transmission. All these design solutions use digital microcontrollers, which are quite power hungry: for example, in [14] , with a 1.8 V supply, the power consumption of a microcontroller alone can be as high as 450 mW (250 mA × 1.8 V). However, there are a couple of works that try to realize JSCC in analog domain like we do. However, these realize the rectangular JSCC unlike ours where we use a novel space-filling curve. To the best of the authors' knowledge, ours is the first work to realize a different spacefilling curve in hardware analog domain than the rectangular JSCC. Among those that realize rectangular AJSCC, Zhao et al. [9] proposed all-analog sensor design that realizes AJSCC using Voltage Controlled Voltage Sources (VCVSs). This design, which they call, "Design 1" is an inefficient design as it adopts a fixed number of JSCC levels, hardware in each stage is duplicated, and does not scale with the number of levels. Even though the authors proposed "Design 2" [15] to address the above limitations, it still has higher power consumption. Design 1 with 11 JSCC levels (quantization levels on y-axis) consumes 130 µW, whereas Design 2 with 16 levels consumes 72 µW (64 µW for 8 levels). These numbers, which do not include the transmission power, are large for sensors powered using energy-harvesting techniques that produce only tens of µW [8, 16] to power the entire sensing/transmitting device. Transmission power is around 50 µW using MEMS-based transceivers with a range of few meters [17, 18] . Differently from above, we adopt the MOSFET's IV characteristics as the space-filling curve and are able to achieve encoding power consumption of ≈ 24 µW, with possibility of 8 µW. Our Contributions can be summarized as-(i) we propose a MOSFET-based encoding method to realize AJSCC (with MOSFET input-output characteristics as the space-filling curve) that consumes power of only few tens of µW; (ii) we propose a circuit design to accommodate different levels of quantization in the y-axis (φ) of JSCC; (iii) we verify the functionality of the approach by studying the receiver via both Spice and MATLAB simulations.
Paper Outline: We present our approach in Sect. II, evaluate it via simulations in Sect. III, and finally conclude and provide future research directions in Sect. IV.
II. PROPOSED SOLUTION
We first present our novel idea of using MOSFET to realize AJSCC along with its associated challenges, and then describe our precircuit, which allows for different values for φ.
MOSFET-based Encoding at Transmitter: Ideally, any new space-filling curves for AJSCC should preserve these properties: (i) they should achieve better trade-off between channel noise/compression and approximation noise; (ii) they should be realizable using all-analog components; and (iii) they should result in a unique mapping (i.e., two or more sensor values should map to only one AJSCC encoded value). Given these desirable properties of a space filling curve, we propose the idea of using the IV charactersitics of a MOSFET in saturation region as the space-filling curve (instead of using rectangular parallel lines as used in [9, 15] ). A MOSFET has three terminals: Gate (G), Drain (D), and Source (S). When a suitable voltage is applied across G and S terminals, V gs , and D and S terminals, V ds , a current is generated across D and S terminals, I ds . The relationship among V gs , V ds , and I ds for a real MOSFET in the saturation region ( Fig. 1) is,
where W, L [m] are width and length of the MOSFET channel, respectively, µ [m 2 /Vs] is the electron mobility in the channel,
2 ] is the oxide capacitance per unit area, and λ [V −1 ] is the Channel Length Modulation (CLM) parameter. Because of CLM, I ds keeps increasing at a very slow rate (governed by V gs and other parameters) in the saturation region. Fig. 1 shows these I ds curves in the saturation region to the right of dashed line, generated via Spice, where V gs is varied in the discrete set, 0.2, 0.3, ..., 1 V (28 nm Silicon technology model MOSFET is used for illustration purpose). We can notice that the slope of the current curves increases as V gs increases due to CLM, which we leverage to perform the decoding at the receiver, as explained below. I ds encodes the values of V gs and V ds (as opposed to extracting the length of the curve from origin to the mapped point, as in [9, 15] ). It is necessary to have a discrete set of y-axis (V gs ) values, and the actual y-axis value is mapped to the nearest value from the set and applied to the MOSFET to generate the encoded current (Fig. 1) . While the proposed MOSFET-based space-filling technique satisfies (i) and (ii) properties mentioned above, it violates (iii) as a given I ds value could be generated from multiple pairs of V gs and V ds values (Fig. 1) . This is problematic as it is difficult to decode the correct V gs at the receiver. To address this challenge, we propose a decoding technique at the digital receiver based on the previously received I ds value.
Decoding at Receiver: We assume that the discrete set of V gs values used at the analog transmitter for encoding is known at the digital receiver. This is a valid assumption as the receiver decides the optimum φ to be used by the transmitter [15] . The decoding process relies on the assumption that physical values do not change abruptly and hence two consecutive received I ds values at the receiver will lie on the same I ds curve (i.e., corresponding to a particular V gs value). The probability of them lying on different I ds curves (i.e., corresponding to different V gs values) is low as the two consecutive values would have sensed similar values (i.e., the sampling rate at the sensor is more than the rate of change of the phenomenon), would have experienced similar wireless channel conditions (i.e., the sampling rate at the sensor is more than the rate of change of channel) and hence would belong to the same I ds curve. The challenge then lies in identifying the correct V gs value out of the discrete set of V gs values used at the transmitter using these two consecutive I ds values. For this purpose, we make use of a slope-matching technique [19] we pick that V gs curve whose slope matches closely with the slope calculated theoretically using (1) ≈ λ · I ds .
Variable φ Design: There are scenarios in which there is a need to change the φ adaptively, e.g., temperature in one of the north-eastern states of United States will likely be in the range of -10 to 35
• C. As such we need high resolution within this range and low-accuracy outside it. Also, within this range, the temperature will have a certain distribution; so, it is desirable to have a varying accuracy (and, so, variable φ) over the entire range. Hence, we enable our design to accept different levels of φ, specifically, we design for φ = 1, 0.5, 0.25, 0.125 V. Fig. 2a shows the high-level design of our circuit, which consists of a precircuit followed by MOSFET-based encoding. The function of the precircuit is to take the raw voltage (V gs,in ) from the sensor and then quantize it as per φ to obtain the V gs voltage to be fed to MOSFET (V gs,M OS ). There is no need of any processing for the other sensor voltage (V ds ). These voltages are then supplied to the MOSFET to generate the encoding current value (I ds ), which is then frequency modulated and transmitted via Radio Frequency (RF) (precircuit in Fig. 2a is further expanded in Fig. 2b ). We represent input φ via four voltages, φ 3 , φ 2 , φ 1 , φ 0 , in a one-hot encoding manner; e.g., for φ = 1 V, we have, φ 3 = 5 V, φ 2 = φ 1 = φ 0 = 0 V (where 5 V indicates HIGH; 0 V LOW).
The precircuit consists of an Integer-Level Quantizer (ILQ), which first quantizes the input voltage (V gs,in ) to its floor value, V gs,in . The successive stages then find the appropriate residual value based on the provided φ. There are four stages corresponding to the four φ values. The input to stage 1 is the residual difference, V gs,in − V gs,in . Each stage takes the residual voltage from the previous stage as input and generates one of the two voltages, V res and V f in , standing for residual (which is given as input to the next stage) and final values. Whenever a particular stage is the last stage for a given φ e.g., stage 2 for φ = 0.5 V, the stage generates the V f in value, else the stage generates V res value. Final and residual values generated by a stage will depend on which stage it is and what the φ value is. For stage n (n = 1, 2, 3, 4), i.e., φ = 1/2 n−1 V, when input residual < 0.5/2 n−1 V, output residual V res = 0 V and V f in = 0 V; when input residual ≥ 0.5/2 n−1 V, output residual V res = 0.5/2 n−1 V and V f in = 1/2 n−1 V. We know if the stage is the last stage or not from the one-hot encoding of φ, which is φ 3 φ 2 φ 1 φ 0 , e.g., if φ 1 = 5 V, Stage 3 is the last. If a particular stage is the last for a given φ, the succeeding stages are powered down to save power; hence, the output of those stages is 0 V. This is achieved by generating φ 3 φ 2 φ 1 φ 0 from φ 3 φ 2 φ 1 φ 0 such that whenever a particular φ i is 5 V, all the preceding φ i are also made 5 V. These φ i values are provided as supply voltages, (e.g., φ 2 = D2p for Stage 2 in Fig. 3 ) to each stage so that stages next to the last stage are powered down. For illustration purposes, we have shown only two stages in Fig. 3 . The outputs of all the stages are added to get V gs,M OS .
III. PERFORMANCE EVALUATION
To verify the functionality of our precircuit as well as of the MOSFET-based encoding and decoding with different levels of φ we have carried out Spice and MATLAB simulations.
Precircuit: To verify the functionality of the precircuit, we varied V gs,in from 1 to 5 V, in increments of 0.1 V, for all four φ values. The reason not to start from 0 V is that V gs should be greater than the threshold voltage, V th ≈ 0.8 V, for the MOSFET to operate. The results, shown in Fig. 5 , are as expected for the case of φ = 1, 0.5 V. However, for the case of φ = 0.25, 0.125 V, the circuit maps to one level higher than expected for some voltages. For example, when φ = 0.125 V, V gs,in = 1.1 V is mapped to 1.25 V instead of 1.125 V. The reason for this may be the saturation effect of the Operational Amplifier (OpAmp) used in the adder. Curated circuit design optimizations, outside the scope of this work, can help circumvent this limitation.
Encoding and Decoding: We used a 0.18 µm technology n-channel MOSFET (nMOS) with W · µ · C ox /L = 155 × 10 −6 F/Vs, V th = 0.74 V, λ = 0.037 V −1 for evaluation purposes. V ds is varied from 4.5 to 10 V, in increments of 0.1 V. The reason not to start from 0 V is to ensure that the MOSFET is well into the saturation region. Discrete set of V gs values in the range [1, 5] V as per φ are considered, e.g., V gs = 1, 2, 3, 4, 5 V for φ = 1 V; hence, for each V gs , 55 values of V ds are considered. Upon applying these voltages to the MOSFET, the generated I ds values are recorded and sent to the digital receiver (no wireless channel), where the decoding process is done. At the receiver, each curve is processed independently and two consecutive I ds values from the same curve are used for decoding the correct V gs using the slope-matching technique. The results are shown in Fig. 4a for φ = 0.5 V, where the original values are shown using '+' and decoded values using 'o'. We can see that some of the values are decoded incorrectly (where there are bare '+' without 'o'). The reason is due to mismatch between two slopesthe slope calculated theoretically, λI ds , (varies with V ds ) is an approximation (i.e., valid only for λV ds << 1) of the actual slope calculated using the two-point formula (independent of V ds ). To solve this problem, we used a range-checking technique where, if the decoded V ds value corresponding to the best (in terms of slope match) V gs value does not fall within the V ds range assumed at the transmitter (4.5, 10) V, the next best V gs value (in terms of slope match) is chosen and the process is repeated iteratively. Using this correction logic, we are able to improve decoding accuracy. To see the effect of φ on the decoding process, we varied it from 0.1 to 1 V. Figure 4b shows the Root Mean Square Error (RMSE) in V gs and V ds before and after the correction logic is applied. We have used separate axes for V gs and V ds as the error is higher in the case of V ds . We can notice the following-(i) before correction, the errors are high, up to about 0.3 V for V gs and 7 V for V ds ; (ii) after correction, the error reduces up to about 0.1 V for V gs and 2 V for V ds ; (iii) RMSE ≈ 0 for φ ≥ 0.4 V; increases steadily for < 0.4 V.
Variation with λ: Decoding accuracy varies with λ (because of the reason mentioned above), which varies among different MOSFETs. To capture this effect, we varied λ in the possible range 0.001 to 0.2 V −1 and plotted the RMSE of V gs and V ds (after correction logic is applied) by also varying φ, as in Fig. 4c . We observe that-(i) for a given λ, lower φ performs worse; (ii) the lowest possible λ without noticeable degradation in RMSE keeps decreasing as φ is reduced; (iii) for λ <≈ 0.01, the RMSE for all φ values has no noticeable degradation. Hence, it is desirable to consider those MOSFETs whose λ < 0.01. Power Consumption: Our encoding design consists of precircuit and MOSFET. The power consumed by MOSFET is negligible compared to that of precircuit. Our precircuit primarily consists of OpAmps, comparators, multiplexers, and resistors, of which OpAmps are clearly the major contributors to the overall power consumption. The precircuit consumes one OpAmp for each stage and one for the final adder. For comparison purposes and to get an estimate of power consumption when our circuit is fabricated using the latest nm-Silicon technology, we use the same low power nano designs for the above components as considered in [9] (8 µW for OpAmp and 12.7 nW for comparator). For 9 AJSCC levels (φ = 0.5 V, 2-stages), the power consumption is ≈ 24 µW. On the other hand, Design 1 [9] with 11 levels consumes 130 µW and Design 2 [15] with 8 levels consumes 64 µW.
Discussion: As pointed above, as φ < 0.4 V, RMSE is non-zero for both V gs and V ds . This suggests that having more than 10 curves (i.e., AJSCC levels) in a single MOSFET will degrade the RMSE. To alleviate this undesired behavior, a multi-MOSFET architecture can be adopted. For example, in case 20 AJSCC levels are desired, we can have four MOSFETs whose V gs values/curves are interwined so that there are only 5 curves in each MOSFET, and 20 combining all four. This achieves φ = 0.2 V without degradation in RMSE, unlike what we observe in Fig. 4b . All these four MOSFETs will need only 1 stage precircuit; and one precircuit can be reused for all four MOSFETs as only one of them is ON at a time. This reduces power consumption to ≈ 8 µW, making the circuit ultra low power. Additionally, it is possible that the performance of the MOSFET encoding varies with temperature (T). To compensate for this undesired behavior, the above multi-MOSFET architecture can again be leveraged-e.g., consider two MOSFETs with opposing temperature sensitivities-so that the temperature sensitivity will be canceled in their combination. We will consider this as our future work.
IV. CONCLUSION AND FUTURE WORK

